HOV 1 0 2000 SHE

Sheet 1 of 14

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

U.S. Patent Documents

*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
الم يخر	А	4,481,625	11/06/84	Roberts, et al	370	85	
1	В	5,534,795	07/09/96	Wert, et al	326	81 REC	EIVED
	С	5,534,798	07/09/96	Phillips, et al	326		1 4 2003
	D	5,663,663	09/02/97	Cao, et al	326		y Center 2600
	E	5,751,168	05/12/98	Speed, III et al	326	83)
	F	5,757,712	05/26/98	Nagel, et al	365	226	
	G	5,867,010	02/02/99	Hinedi, et al	323	282	
	Н	5,973,508	10/26/99	Nowak, et al	326	81	
	I	5,986,472	11/16/99	Hinedi, et al	326	68	
	J	6,097,215	08/01/00	Bialas Jr., et al	326	68	
	К	6,140,841	10/31/00	Suh	326	60	
	L	6,160,421	12/12/00	Barna	326	63	
	М	4,748,637	05/31/88	Bishop, et al	375	7	
	N	5,254,883	10/19/93	Horowitz, et al	307	443	
	0	5,608,755	03/04/97	Rakib	375	219	
J	P	5,546,042	08/13/96	Tedrow, et al	327	538	
V	Q	5,194,765	03/16/93	Dunlop, et al	307	443	
ã.h	R	5,254,883	10/19/93	Horowitz, et al	307	443 .	

Examiner

Date Considered

3/6/05

Sheet 2 of 14

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: 09/654,643
•	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

NOV 1 0 2003

U.S. Patent Documents

				racene bocument			
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
The	s	5,513,327	04/30/96	Farmwald, et al	395	309	
1	Т	5,023,488	06/11/91	Gunning	307	475	. `
	υ	5,483,110	01/09/96	Koide, et al	307	147 RE(CEIVED
	v	5,287,108	02/15/94	Mayes, et al	341	156 NO	1 4 2003
	W	5,,977,798	11/02/99	Zerbe	329		gy Center 2600
	х	RE30,182	12/25/79	Howson	325	42	rgy oomer 2000 -
	Y	2,912,684	11/10/59	F.G. Steele	340	347	
	Z	3,051,901	08/28/62	R.E. Yaegar	325	38	
	AA	3,078,378	02/19/63	C.H. Burley, et al	307	88.5	
	AB	3,267,459	08/16/66	J.S. Chomicki, et al	340	347	
	AC	3,484,559	12/16/69	D.F. Rigby	179	18	
	AD	3,508,076	04/21/70	R.O. Winder	307	235	
	AE	3,510,585	05/05/70	R.B. Stone	325	38	
	AF	3,560,856	02/02/71	Hisashi, Kaneko	375	292	
,	AG	3,569,955	03/09/71	Maniere	340	347	
	АН	3,571,725	03/23/71	Kaneko, et al	328	14	
<i>y</i>	AI	3,587,088	06/22/71	Franaszek	340	347	
KA	AJ	3,648,064	03/07/72	Mukai, et al	307	213	

Examiner

Date Considered

Sheet 3 of 14

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: \ Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

U.S. Patent Documents

				acene bocument			#
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
~ K	AK	3,697,874	10/10/72	Kaneko	325	38 A	
q?	AL	3,731,199	05/01/73	Tazaki, et al	325	38 A	
	AM	3,733,550	05/15/73	Tazaki, et al	325	38 A	ECEIVED
	AN	3,753,113	08/14/73	Maruta, et al	325	38 A	NOV 1 4 2003
	AO	3,754,237	08/21/73	de Laage de Meux	340	347 DDTech	nology Center 260
	AP	3,761,818	09/25/73	Tazaki, et al	325	38 A	
	AQ	3,772,680	11/13/73	Kawai, et al	340	347 DD	
	AR	3,798,544	03/19/74	Norman	325	38 A	
	AS	3,832,490	08/27/74	Leonard	178	68	
	ΑТ	3,860,871	01/14/75	Hinoshita, et al	325	38 B	
	AU	3,876,944	04/08/75	Mack, et al	325	141	
	AV	3,927,401	12/16/75	McIntosh	340	347 DD	
	AW	3,978,284	08/31/76	Yoshino, et al	178	69.5 R	
	AX	3,988,676	10/26/76	Whang	325	38 A	
	AY	4,038,564	07/26/77	Hakata	307	205	
	AZ	4,070,650	01/24/78	Ohashi, et al	340	172	
	ва	4,086,587	04/25/78	Lender	340	347 DD	
X/s	вв	4,097,859	06/27/78	Looschen	340	347 DD	

Examiner

Date Considered

Sheet 4 of 14

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

U.S. Patent Documents

L				accine bocument	<u> </u>		i
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
x B	вс	4,131,761	12/26/78	Giusto	179	15 BY	FOENCE
1	BD	4,181,865	01/01/80	Kohyama	307	361	RECEIVED
	BE	4,373,152	02/08/83	Jacobsthal	340	347	NOV 1 4 2003
·	BF	4,382,249	05/03/83	Jacobsthal	340	347 DD Tec	nnology Center 260
	BG	4,403,330	09/06/83	Meyer	375	4	
	ВН	4,408,135	10/04/83	Yuyama, et al	307	474	
	BI	4,408,189	10/04/83	Betts, et al	340	347 DD	
	ВJ	4,528,550	07/09/85	Graves, et al	340	347 DD	
	вк	4,438,491	03/20/84	Constant	364	200	
	BL	4,571,735	02/18/86	Furse	375	20	
	ВМ	4,602,374	07/22/86	Nakamura, et al	375	17	
	BN	4,628,297	12/09/86	Mita, et al	340	347 DD	
	ВО	4,779,073	10/18/88	Iketani	341	55	
	ВР	4,805,190	02/14/89	Jaffre, et al	375	17	·
	BQ	4,821,286	04/11/89	Graczyk, et al	375	4	
	BR	4,823,028	04/18/89	Lloyd	307	355	
\square	BS	4,841,301	06/20/89	Ichihara	341	126	
KI	вт	4,860,309	08/22/89	Costelío	375	17	

Examiner

Date Considered

Sheet 5 of 14

U.S. Department of Commerce, Tarking and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
·	Attorney Docket No.: RA-194

NOV 1 0 2003

U.S. Patent Documents

*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
2/5	BU	4,875,049	10/17/89	Yoshida	341	159	
1	BV	4,888,764	12/19/89	Haug	370	85.1 R	CEIVED
	BW	5,003,555	03/26/91	Bergmans	375	12	OV 1 4 2003
	вх	5,045,728	09/03/91	Crafts	307	⁴⁷⁵ Tech	nology Center 260
	BY	5,115,450	05/19/92	Arcuri	375	7	
	BZ	5,121,411	06/09/92	Fluharty	375	20	
	CA	5,172,338	12/15/92	Mehrotra, et al	365	185	
	СВ	5,191,330	03/02/93	Fisher, et al	341	56	
	CC	5,230,008	07/20/93	Duch, et al	375	19	
	CD	5,243,625	09/07/93	Verbakel, et al	375	17	
	CE	5,280,500	01/18/94	Mazzola, et al	375	17	·
	CF	5,295,155	03/15/94	Gersbach, et al	375	4	
	CG	5,315,175	05/24/94	Langner	307	443	
	СН	5,331,320	07/19/94	Cideciyan, et al	341	56	
.	CI	5,408,498	04/18/95	Yoshida	375	286	
()/	СJ	5,425,056	06/13/95	Maroun, et al	375	316	
V	ск	5,426,739	06/20/95	Lin, et al	395	325	
RB	CL	5,438,593	08/01/95	Karam, et al	375	317	

Examiner

Date Considered

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
·	Attorney Docket No.: RA-194

U.S. Patent Documents

Initial Number Date Name Class Subclass If	Date, priate VEL 4 2003
2-/4 CM 5,459,749 10/17/95 Park 375 286	IVE
CN 5,471,156 11/28/95 Kim, et al 326 60 RECE	1VEL
	4 2003
CO 5,473,635 12/05/95 Chevroulet 375 287 NOV 1	¥ 2003
CP 5,525,983 06/11/96 Patel, et al 341 57 Technology	Center 26
CQ 5,663,631 09/02/97 Kajiura, et al 322 29	
CR 5,640,605 06/17/97 Johnson, et al 395 881	
CS 5,684,833 11/04/97 Watanabe 375 286	
CT 5,740,201 04/14/98 Hui 375 286	
CU 5,793,815 08/11/98 Goodnow, et al 375 286	
CV 5,793,816 08/11/98 Hui 375 286	
CW 5,796,781 08/18/98 DeAndrea, et al 375 288	
CX 5,825,825 10/20/98 Altmann, et al 375 293	
CY 5,872,468 02/16/99 Dyke 327 72	····
CZ 5,892,466 04/06/99 Walker 341 57	
DA 5,898,734 04/27/99 Nakamura, et al 375 287	
DB 5,917,340 06/29/99 Manohar, et al 326 82	
DC 5,933,458 08/03/99 Leurent, et al 375 317	
X DD 5,942,994 08/24/99 Lewiner, et al 341 56	

Examiner

Date Considered

U.S. Department of Commercial Patent and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.:

U.S. Patent Documents

			0.5.	racent bocument.	J		
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
x=B	DE	5,946,355	08/31/99	Baker	375	286	
1	DF	5,949,280	09/07/99	Sasaki	329	³⁰³ P	ECEIVED
	DG	5,969,579	10/19/99	Hartke, et al	332	116	
	DH	5,969,648	10/19/99	Garnett	341	56	NOV 1 4 2003
	DI	6,018,550	01/25/00	Emma, et al	375	317 Tech	nology Center 260
	DJ	6,038,260	03/14/00	Emma, et al	375	259	
	DK	6,049,229	04/11/00	Manohar, et al	326	83	
	DL	6,052,390	04/18/00	Deliot, et al	370	258	
	DM	6,067,326	05/23/00	Jonsson, et al	375	286	
	DN	6,078,627	06/20/00	Crayford	375	286	
	DO	6,048,931	04/11/00	Fujita, et al	525	67	
·	DP	6,094,461	07/25/00	Heron	375	317	
	DQ	6,101,561	08/08/00	Beers, et al	710	66	
	DR	6,114,979	09/05/00	Kim	341	57	
,	DS	6,122,010	09/19/00	Emelko	348	461	
	DT	6,140,841	10/31/00	Suh	326	60	
I A	DU	6,195,397	02/27/01	Kwon	375	288	
xh	DV	5,023,841	06/11/91	Akrout, et al	365	205	

Examiner

Date Considered

4/17/05

Sheet 8 of 14

U.S. Department of Commerce, Fatent and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

U.S. Patent Documents

			<u> </u>	Pacenc Document	5		
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
x B	DW	5,126,974	06/30/92	Sasaki, et al	365	207	
91	DX	5,153,459	10/06/92	Park, et al	307	452 R	FCEIVED
	DY	5,373,473	12/13/94	Okumura	365	208	LOV 1 4 0000
	DZ	5,508,570	04/16/96	Laber, et al	327	563	VUV-1-4 2003
	EA	5,734,294	03/31/98	Bezzam, et al	327	552 Tech	nology Center 260
	EB	6,307,824	10/23/01	Kuroda, et al	369	53.11	
	EC	4,280,221	07/21/81	Chun, et al	375	17	
	ED	4,620,188	10/28/86	Sengchanh	340	825.87	
	EF	4,825,450	04/25/89	Herzog	375	17	
	EG	5,259,002	11/02/93	Carlstedt	375	38	
	EH	5,412,689	05/02/95	Chan, et al	375	288	
	EI	5,553,097	09/03/96	Dagher	375	240	
	EJ	5,644,253	07/01/97	Takatsu	326	35	
	EK	5,761,246	06/02/98	Cao, et al	375	287	
	EL	5,864,584	01/26/99	Cao, et al	375	244	
	EM	6,005,895	12/21/99	Perino, et al	375	288	
	EN	6,094,075	07/25/00	Garrett, Jr. et al	327	108	
X /S	EÓ	5,046,050	09/03/91	Kertis	.365	208	

Examiner

Date Considered

417/65

Х

Х

Х

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

Foreign Patent Documents

Translation Document de 1/4 Date Country Class Subclass Yes No Number EP 0 463 H04L 02.01.92 ΕP 40 Х 316 A1 12 EP 0 482 HO4L EO 10.02.91 ΕP 08 Х 392 A2 25 ها. JP 04044691 G11C 02.14.92 JΡ 00 Х ER 007 DE 43 20 HO4L0 ES 01.05.95 DE 49 Х 930 A1 25 EP 0 094 H04L0 ET 11.23.83 EΡ 49 Х 624 A2 ' 25 EP 0 490 H04L EU 17.06.92 ΕP 49 Х 504 A2 · 25 JP 54051343 G06F ΕV 04.23.79 JP 00 Х 005 JP 56164650 HO4L EW 12.17.81 JP 00 Х 011 JP 59036465 H04L ΕX 02.28.84 JΡ 02 Х 027 JP 60087551 H04L ΕY 05.17.85 JΡ 49 Х 025 JP 60194647 H04L EZ 10.03.85 JΡ 00 Х 013

Examiner

FA

FB

FC

JP 02128201

JP 02140676

58-54412(A)

sheet only)

(cover

05.16.90

05.30.90

03.31.83

Date Considered

JΡ

JΡ

JΡ

4/17/05

05

28

56

G05B

G01R

031

G05

F1

019



HECEIVED

NOV 1 4 2003

Technology Center 2600

Sheet 10 of 14

U.S. Department of Commerce, Patrick and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
·	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

Foreign Patent Documents

							Transl	ation
Nº B		Document Number	Date	Country	Class	Subclass	Yes	No
9	FD	JP 05143,211 A	06/11/93	JР	G06F 003	00		х
	FE	JP 08202677 A	08/09/96	JР	G06F 015	78		х
	FF	JP 08286943 A	11/01/96	JP	G06F 011	22		х
	FG	JP 09181778 A	07/11/97	JР	H04L 027	06		х
	FH	WO 96/31038 A1	10/03/96	EP	H04L 025	49		х
	FI	WO 98/33306	07/30/98	JP	H03K 019	20		х
	FJ	JP 62051329 A	03/06/87	JP	H04L 007	02		x
	FK	JP 58070662 A	04/27/83	JP	H04L 025	49		х
	FL	JP 54060850 A	05/16/79	JP	H03K 004	02		х
	FM	EP 0 352 869 A2	01/31/90	EP	G01V 1	22	х	
	FN	WO 95/31867	11/23/95	PCT CA	H04M 1	24		х
	FO	JP 10200345 A	07/31/98	JP	H03F 003 ,	45		х
x h	FP	WO 99/10982	03/04/99	PCT CA	H03K 19	0175		х

Examiner

Date Considered

4/17/05

RECEIVED

NOV 1 4 2003

Technology Center 2600 Sheet 11 of 14 ALKONE! Serial No.: 09/654,643 U.S. Department of Commerce, nd Trademark Office Filing Date: 09/05/00 First Named Inventor: SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY Pak Shing Chau APPLICANT Group Art Unit: 2631 "Low-Latency Equalization in Multi-Level, Multi-Line Examiner Name: Bayard, Communication Systems" Emmanuel Attorney Docket No.: RA-194 OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) IBM, Disclosure entitled, "Servo Control of Analog Power Supplies Purpose FR Interface Card", 4/1/1993, Vol. 36, Issue 4, pages 283-286 Sidiropoulos, Stefanos, et al. "A 700 Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers", IEEE Journal of Solid-State Circuits; Vol. 32, No.5, May 1997; pp. 681-690 Donnelly, Kevin S. et al. "A 660 MB/s Interface Megacell Portable Circuit FT in 0.3 um-0.7 um CMOS ASIC", IEEE Journal of Solid State Circuits; Vol. 31, No.12; December 1996, pp. 1995-2003 Allen, Arnold O., "Probability, Statistics, and Queueing Theory with FU Computer Science Applications", 2nd Edition, CH 7; pp. 450, 458-459 Chappell, Terry I. et al. "A 2ns Cycle, 4ns Access 512kb CMOS ECL SRAM", FV IEEE International Solid State Circuits Conference 1991; pp. 50-51 Pilo, Harold et al., "A 300 MHz 3.3V 1 Mb SRAM Fabricated in a 0.5 um CMOS Process", IEEE International Solid State Circuits Conference 1996; FW pp. 148-149 Schumacher, Hans-Jurgen et al., "CMOS Subnanosecond True-ECL Output FX Buffer", IEEE Journal of Solid-State Circuits, Vol. 25, No. 1; February 1990 pp. 150-154. Yang, Tsen-Shau et al., "A 4-ns 4Kx1-bit Two-Port BiCMOS SRAM", IEEE FY Journal of D-State Circuits; Vol. 23, No. 5; October 1988; pp. 1030-1040 Sidiropoulos, Stefanos, et al. "A 700 Mbps/pin CMOS Signalling Interface FΖ Using Current Integrating Receivers", IEEE Symposium on VLSI Circuits Digest of Technical Papers, 1996; pp 142-143 Bazes, Mel, "Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers", IEEE Journal of Solid State Circuits, Vol. 26 No. 2., GA February 1991 Ishibe, Manabu et al., "High-Speed CMOS I/O Buffer Circuits", IEEE GB Journal of Solid State Circuits, Vol. 27, No. 4, April 1992 Lee, James M. et al., "A 80ns 5V-Only Dynamic RAM", ISSCC Proceedings, GC Paper 12.2 ISSCC 1979. Seki, Teruo et al., "A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier", IEEE Journal of Solid State Circuits, Vol. 28, No. 4., April 1993 Kobayashi, Tsuguo et al., "A Current-Controlled Latch Sense Amplifier and a Static Power-Saving Input Buffer for Low-Power Architecture", IEEE Journal of Solid State Circuits, Vol. 28, No. 4., April 1993 4 Examiner Date Considered

RECEIVED

NOV 1 4 2003

Sheet 12 of 14 Technology Center 2600 Serial No.: 09/654,643 tent and Trademark Office U.S. Department of Commerce, Filing Date: 09/05/00 First Named Inventor: SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY Pak Shing Chau APPLICANT Group Art Unit: 2631 "Low-Latency Equalization in Multi-Level, Multi-Line Examiner Name: Bayard, Communication Systems" **Emmanuel** Attorney Docket No.: RA-194 OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Tomasini, Luciano et al. "A Fully Differential CMOS Line Driver for GF ISDN", IEEE Journal of Solid State Circuits, Vol. 25, No. 2., April 1990. Pages 546-585. Farjad-Rad, Ramin et al., "A 0.4 um CMOS 10-Gb/s 4-PAM Pre-Emphasis Serial Link Transmitter", IEEE Journal of Solid State Circuits, Vol. 34 GG No. 5, pp. 580-585, May 1999. Yeung, Evelina et al., "A 2.4Gbps Per Pin Simultaneous Bidirectional GH Parallel Link with Per Pin Skew Compensation," ISSCC 2000, in press as of 1-9-2000. Portmann C. et al., "A Multiple Vendor 2.5-V DLL for 1.6-GB/s RDRaMs". GI IEEE VLSI Circuits Symposium, June 1999. Moncayo Alfredo, "Bus Design and Analysis at 500 MHz and Beyond", GJ Presented at the High-Performance System Design Conference, 1995. Lau, Benedict et al., " A 2.6-Gbyte/s Multipurpose Chip-to-Chip GK Interface", IEEE Journal of Solid-State Circuits, Vol. 33, No. 11 pp. 1617-1626, November 1998. Current, Wayne K., "Current-Mode CMOS Multiple-Valued Logic Circuits", GL IEEE Journal of Solid-State Circuits, Vol. 29, No. 2, pp. 95-107, February 1994. Dally, William J. et al., "Digital Systems Engineering", Cambridge GM University Press, New York, NY, 1998, Index, pp. 344-347 and pg. 352. Farjad-Rad, Ramin et al., "An Equalization Scheme for 10Gb/s 4-PAM Signaling Over Long Cables," Presentation Center for Integrated Systems, Department of Electrical Engineering, Stanford University, July 28, 1997 Vranesic, Z.G. "Multivalued Signalling in Daisy Chain Bus Control", GO Proceedings of the Ninth International Symposium on Multiple-Valued Logic, Bath, England, pp. 14-18 IBM Technical Disclosure Bulletin, "Use of Multibit Encoding to Increase GP Linear Recording Densities in Serially Recorded Records," June 1967. pp. 14-15 IBM Technical Disclosure Bulletin, "Coding for Data Transmission", GO January 1968, pp. 1295-1296 IBM Technical Disclosure Bulletin, "Clock Recovery Circuit," July 1969, GR pp. 219-220 IBM Technical Disclosure Bulletin, "Transmission by Data Encoding," November 1970, pg. 1519 Examiner Date Considered *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

NOV 1 0 2003

RECEIVED

NOV 1 4 2003

Sheet 13 of 14

Technology Center 2600 Serial No.: 09/654,643 U.S. Department of Commerce, Patent and Trademark Office Filing Date: 09/05/00 First Named Inventor: SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY Pak Shing Chau APPLICANT Group Art Unit: 2631 "Low-Latency Equalization in Multi-Level, Multi-Line Examiner Name: Bayard, Communication Systems" Emmanuel Attorney Docket No.: RA-194 OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) IBM Technical Disclosure Bulletin, "Bidirectional Communications within a GT c B Binary Switching System", February 1976, pp. 2865-2866 IBM Technical Disclosure Bulletin, "Multilevel Bidirectional Signal GΨ Transmission", February 1976, pp. 2867-2868. IBM Technical Disclosure Bulletin, "Multilevel Signal Transfers," October GV 1978, pp. 1798-1800 IBM Technical Disclosure Bulletin, "Circuit for Multilevel Logic GW Implementation", February 1981, pp 4206-4207 IBM Technical Disclosure Bulletin, "Multi Level Logic Testing", April GX 1983, pp. 5903-5904 IBM Technical Disclosure Bulletin, "Push-Pull Multi-Level Driver Circuit GY for Input-Output Bus", September 1985, pp. 1649-1650 IBM Technical Disclosure Bulletin, "Multilevel CMOS Sense Amplifier", GZ August 1986, pp. 1280-1281 IBM Technical Disclosure Bulletin, "Multi-Level Encoded High Bandwidth HA Bus", November 1992, pp. 444-446 IBM Technical Disclosure Bulletin, "High Speed Complimentary Metal Oxide HB Semiconductor Input/Output Circuits", February 1995, pp. 111 of 111-114. IBM Technical Disclosure Bulletin, "Common Front End Bus for High-HC Performance Chip-to-Chip Communication", April 1995, pp. 443-444 IBM Technical Disclosure Bulletin, "High Performance Impedance Controlled HD CMOS Drive", April 1995, pp. 445-446 IBM Technical Disclosure Bulletin, "3-State Decoder for External 3-State ΗE Buffer", April 1995, pg. 477 Matick, Richard E., "Transmission Lines for Digital and Communication Networks: An Introduction to Transmission Lines, High-Frequency and High-HF Speed Pulse Characteristics and Applications," IEEE Press, New York, N M 1995, pp. 268-269 Date Considered Examiner *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

RECEIVED

NOV 1 4 2003

Technology Center 2600 Sheet 14 of 14 Serial No.: 09/654,643 U.S. Department merce, Patent and Trademark Office Filing Date: 09/05/00 First Named Inventor: SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY Pak Shing Chau APPLICANT Group Art Unit: 2631 "Low-Latency Equalization in Multi-Level, Multi-Line Examiner Name: Bayard, Communication Systems" Emmanuel Attorney Docket No.: RA-194 OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Singh, Adit D. "Four Valued Buses for Clocked CMOS VLSI Systems", Proceedings of the Seventeenth International Symposium on Multiple-Valued HG Logic, The Computer Society of the IEEE. Boston, Massachusetts, May 26-28, 1987, pp. 128-133 Smith, K.C. "The Prospects for Multivalued Logic: A Technology and HI Applications View", IEEE Transactions on Computers 1981, Vol. C-30, No. 9, pp. 619-634 Thirion, Walter, "10 Gig PMD Technologies", IEEE Plenary, Kaui, Hawaii, HJ November 1999. 10 pages. HK HL НМ HO HP HQ HR HS HT Examiner Date Considered *EXAMINER: LATTIAL if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

AUG 2 9 2003 23

Sheet 1 of 1 Serial No.: 09/654,643 ment of Commerce, Patent and Trademark Office Filing Date: 09/05/2000 Inventors: Pak Shing Chau, et SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT Group Art Unit: Unknown "LOW-LATENCY EQUILIZATION IN MULTI-LEVEL, MULTI-LINE Examiner Name: Unknown COMMUNICATION SYSTEMS" Attorney Docket No.: RA-194 U.S. Patent Documents *Examiner Document Filing Date, Class Date Name Subclass Initial Number Appropriate Α В С Technology Center 2600 D Foreign Patent Documents Translation Document Date Country Class Subclass Yes No Number OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Raghavan, S.A. et al. "Nonuniformly Spaced Tapped-Delay-Line Equalizers," IEEE Transactions on Communications, Vol. 41, No. 9, September 1993, pp 1290-1295. Ariyavisitakul, Sirikiat et al. "Reduced-Complexity Equalization Н Techniques for Broadband Wireless Channels," IEEE Journal on Selected Areas in Communications, Vol. 15, No. 1, January 1997, pp 5-15. Sidiropoulos, Stefanos et al. "A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers, " IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, May 1997, pp. 681-690. J Examiner Date Considered *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

PTO/SB/08A (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE aperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Complete if Known Substitute for form 1449/PTO **Application Number** 09/654,643 Filing Date 09/05/2000 INFORMATION DISCLOSURE First Named Inventor Pak Shing Chau **STATEMENT BY APPLICANT** Art Unit 2631 (Use as many sheets as necessary) **Examiner Name** Bayard, Emmanuel

Attorney Docket Number RA-194 (RA194.P.US)

				DOCUMENTS	
Examiner Initiats*	Cite No.1	Document Number Number-Kind Code ^{2 (# known)}	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
LIS	1	^{US-} 6,812,872 B1	11/02/2004	Lu	~
		US-			
. •		US-			
		US-			
		US-			
		US-			
		US-			
		U.S-			
		US-			
		US-			
		US-			
-		US-	 		
		US-			

		FORE	IGN PATENT DOCU	MENTS		
Examiner Initials*	Cite No.1	Foreign Patent Document	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages	
		Country Code ³ "Number * "Kind Code ³ (if known)	MM-DD-YYYY		Or Relevant Figures Appear	T⁰
						H
						H

Examiner		Date	
Signature		Considered	
		Considered	1 3/10/83
EXAMINER	Initial if reference considered mether or not citation is in conformance with MOCO son De-	un line then unb	altelian if hat in Andrewson and and

"EXAMINER: Initial if reference considered whether or not clation is in conformance with MMEP 609. Draw line inrough citation it not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation non number (optional). See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. Senter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Skind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. Applicant is to place a check mark here if English language raw line through citation if not in conformance and not designation number (optional). See Kinds Codes of

Translation is attached.
This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND
TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

PTO/SB/088 (08-03)
Approved for use through 07/31/2006, OMB 0651-0031
rademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Reperwork Reduction Act of 1995, no persons as	re required to respond to a collection	on of information unless it contains a valid OMB	control number
Stillage for form 1449/PTO		Complete if Known	
	Application Number	09/654,643	
IFORMATION DISCLOSURE	Filing Date	09/05/2000	
TATEMENT BY APPLICANT	First Named Inventor	Pak Shing Chau	

S Art Unit 2631 (Use as many sheets as necessary) **Examiner Name** Bayard, Emmanuel Sheet 2 Attorney Docket Number 2 RA-194 (RA194.P.US) of

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
x to	2	CHOI, JONG-SANG et al., "A CMOS 3.5Gbps Continuous-time Adaptive Cable Equalizer with Joint Adaptation Method of Low-Frequency Gain and High-Frequency Boosting." 2003 Symposium on VISI Circuits Digest of Rechical Papers. Pas. 103-104.	
ar .	3	SHAKIBA, MOHAMMAD HOSSEIN, "WP 23.3 A 2.5Gb/s Adaptive Cable Equalizer." 1999 IEEE International Solid-State Circuits Conference. Pages 396-397.	
	4	BAKER, ALAN J., "FA 10.7: An Adaptive Cable Equalizer for Serial Digital Video Rates to 400Mb/s." 1996 IEEE International Solid-State Circuits Conference." Pages 174-175.	
	5	KUDOH, YOSHIHARU et al., "A 0.13-um CMOS 5-Gb/s 10-m 28 AWG Cable Transceiver with No-Feedback-Loop Continuous-Time Post-Equalizer." IEEE Journal of Solid-State Circuits, Vol. 38, No. 5, May 2003. Pages 741-746	
	6	GRANBERG, TOM, "Handbook of Digital Techniques for High-Speed Design." Cover and pub. pg., pgs. 211-226.	
	7	FARJAD-RAD, RAMIN et al., "0.622-8.0Gbps 150mW Serial IO Macrocell with Fully Flexible Preemphasis and Equalization." 2003 Symposium on VLSI Circuits Digest of Technical Pages.	
J	8	STOJANOVIC, VLADIMIR et al., "Adaptive Equalization and Data Recovery in a Dual-Mode (PAM2/4) Serial Link Transceiver." June 2004. 4 pages. Rombo.	
N-15		Engineering, Stanford University, CA 94305, USA.	
		·	

Examiner	· · · · · · · · · · · · · · · · ·	Date	7.1.
Signature			
Olgridiaic		Considered	90/03

^{*}EXAMINER: Initial if reference considered. Seeffier or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.